Design Engineer #902

• B.Sc. in Electrical or Computer Engineering from a well-known university with average grades above 80
• 3-5 years of experience as a VLSI designer in logic design implementation (Verilog RTL Coding)
• Experience in complex design modules
• Team player
• Storage or Flash memory knowledge – advantage
design: J&J+A | dev: entry.
Copyright © 2011 DensBits. All rights reserved. | Memory Modem is a trademark of DensBits Technologies Ltd. | Terms Of Use | Privacy Policy